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Abstract
In the past, shared bus based architecture was used as a communication architecture in SoC. They consume more area, power and
do not meet the proper bandwidth requirement. Network on chip (NoC) is evolving as a viable communication architecture because
they oﬀer better scalability, modularity, design predictability, lower power consumption and shorter latency compared to bus based
systems. Application Speciﬁc Network on chip (ASNoC) topologies are found to be superior than regular NoC topologies for
designing SoC with known communication demands. In this paper, a communication centric ﬂoorplanning algorithm is proposed
in which communication architecture is synthesized along with the ﬂoor plan. This is achieved by grouping IP cores based on their
communication requirements in pre ﬂoorplanning stage and placing network components judiciously in the post ﬂoorplanning
stage. Simulated annealing is used as a search engine to obtain the optimal location of IP cores and network components in the
ﬂoorplan.
c© 2016 The Authors. Published by Elsevier B.V.
Peer-review under responsibility of the Organizing Committee of ICACC 2016.
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1. Introduction
A System-on-Chip(SoC) is an integrated circuit that integrates many standalone VLSI designs(also called the IP
cores) to provide complete functionality for the speciﬁed application1. Various studies have shown that the average
number of IP cores in emerging SoC designs varies between 80 and 1002,3. These IP cores are pre-designed and pre-
veriﬁed and made modular to enable reusability. A typical SoC has a main processor, a secondary processor, memory
and other function speciﬁc cores and interface cores. The function speciﬁc cores are the ones which perform arith-
metic functions, transform functions (DWT/IDWT, FFT/IFFT), video/graphics processing, error detection/correction,
encryption/decryption, etc. The interface cores are used to interface the SoC with the external world. The communi-
cation between these cores can be established by standard bus architectures like AMBA, Wishbone etc. But there are
disadvantages such as large area, poor performance, delay in the transmission of data and high power dissipation with
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bus based architecture2. Network on chip (NoC) is a communication subsystem between IP cores in a SoC. It uses
packet-switched networks for on chip communication and gives notable improvements over bus based architecture.
The NoC architecture consists of on-chip switches, network interface, and links(together called Network components
(NCs)) on a predeﬁned topology. Using these network components, we develop a network for proper communication
between the IP cores in SoCs. In this paper, we synthesize an Application Speciﬁc NoC(ASNoc) topology during sys-
tem level ﬂoorplaning which results in a ﬂoorplan with minimum area and an eﬃcient on-chip network. Floorplaning
determines the optimal locations of the IP cores so as to optimize chip area, link length and power consumption of
NoC. It is a crucial step in physical design because it has a profound inﬂuence on power consumption of the entire
SoC.
The rest of the paper is organized as follows, Section 2 gives the survey on previous works, Section 4 presents the
methodology used for implementing the proposed algorithm, Section 5 shows the experimental results and Section 6
concludes the paper.
2. Literature Survey
2.1. Network on chip(NoC)
To meet the increasing levels of integration, we ﬁnd that engineers are pushed to design a communication subsys-
tem with increased performance and bandwidth requirements. The fundamental issue in designing a communication
subsystem is that the communication and computation for any task must be balanced to meet the performance re-
quirement of the system. Bus based communication architecture results in large area, poor performance, delay in the
transmission of data and high power dissipation. Moreover, as the number of cores increase, the eﬃciency of bus
based approach decreases. Hence, a solution for the communication bottleneck is to use a switching network called
Network-on-Chip (NoC). It provides high performance and IP cores can be connected to the network in a plug-and-
play manner. Thus the design paradigm has shifted from bus based to packetized form of on chip communication. In
large-scale SoCs, the power dissipated on the communication infrastructure should be minimized for feasible, reliable
and cost-eﬃcient implementations. NoC approach oﬀers greater scalability and lower power consumption. NoCs can
be designed as regular topologies(mesh,torus,star,ring,butterﬂy) or ASNoC topologies. For ASNoC topology design,
the design challenges are diﬀerent from regular topology in terms of core locations, diﬀerent communication band-
width requirements and irregular core sizes4,17,19. ASNoC are demonstrated to be better than regular NoC architecture
in terms of area and performance6. There are three important building blocks of NoC. The ﬁrst component is Link
which provides a physical path between the IP cores to implement the communication. Intensive parallel communi-
cation is achieved because links can simultaneously operate with multiple packets. The second component is switch
which is composed of input ports(from the network interface), output ports(to other switches), a switch matrix that
connects the input ports to output ports. The terms router and switch are synonymous in this paper. The third compo-
nent is network interface(NI) which is used to connect the IP cores to network and translate the core information to a
form which the network can propagate. (Fig.1)
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Fig. 1. Application speciﬁc Network on chip
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2.2. Application speciﬁc Network on chip (ASNoC)
ASNoC is found to have great signiﬁcance in designing SoCs. ASNoC can be designed to meet the communication
requirements of any design5. In application-speciﬁc NoC topology, the interconnection between the switches and
cores are optimized to match the application traﬃc patterns. If an application does not require full connectivity
between the cores, then the topology is optimized to provide only the required connectivity between the IP cores.
The factors like area, power and performance are estimated after the system level ﬂoorplanning is done. Therefore,
it is necessary to include the information of ﬂoorplan for the ASNoC topology. Since the output of system level
ﬂoorplaning greatly eﬀects the characteristics of the on chip communication architecture, we can design an eﬃcient
ASNoC by integrating the design of ASNoC during the ﬂoorplaning phase. A few techniques has been recommended
for generation ASNoC topologies. The concept of clustering of IP cores based on communication bandwidth is carried
out in pre-ﬂoorplanning stage as mentioned in12. This helps to reduce power dissipation in on chip network. In17,
the authors proposed a two step algorithm in which mini cut partitioner is used for grouping the IP cores that highly
communicate i.e more bandwidth. In18,19, the authors use three steps for synthesizing the ASNoC topologies. They
assume the ﬂoorplan result as the input and ﬁnd the optimal topology for the existing ﬂoorplan. This method does
not accommodate change in the location of the cores and hence limits the power reduction that can be achieved in
the network. Moreover, the drawbacks of the above method is that the authors can’t determine the optimal number
of switches for clusters and also can’t generate topology for diﬀerent number of partitions.7 explains a two phase
technique for topology generation, where ﬂoorplan is generated in the ﬁrst phase and placement of switches is done
in the second phase. The authors represent the ﬂoorplan using CBL (Coin Based Logic)20, with some dummy blocks
. In7, authors show another way to insert the switch for each cluster and use min-cost max ﬂow algorithm for ﬁnding
shortest path between the switches. The NoC topology in13 forms the ﬂoorplan with clusters in the ﬁrst phase and
then uses ILP (Integer Linear Programming) to place the NCs. ILP with even grid structure is used for the placement
of network components. But the insertion of components can overlap with IP cores and depending on the grid size,
the run time varies. The path allocation depends on the location of NCs, which limits the quality of the solution.
In11, the optimal locations for routers and cores are found out using PSO (Particle Swarm Optimization). Hence, the
previous research works have not considered the area of NCs during topology generation and also couldn’t achieve
proper reduction in area and power dissipation. In this work, we try to overcome these drawbacks.
3. Floorplanning Algorithm
3.1. Problem formulation
In this problem, a set of N IP cores in an application is considered which is represented in the form of a Core
Communication Graph (CCG), G(V,E). G(V,E) is a directed graph where V represents the set of N IP cores and E rep-
resents the communication requirements of the cores(an edge from core a to core b in CCG represents a physical link).
The shape of the core(Width and height) is given as (wi,hi) for i=1,2,...N. Weight of edge in the CCG represents the
bandwidth in Mbps/Kbps. A Switch Communication Graph (SCG) is also represented as G(V,E) where V represents
the switch for each cluster and E represents the communication between the switches. A Network Communication
Graph (NCG) shows the connection of switch to cores via Network Interface (NI). It transmits the packets from source
node to destination node.
3.2. Communication centric ﬂoorplanning algorithm
During the ﬂoorplaning phase, cores are placed in optimal location using the landmark Wong-Liu algorithm15. In
this classical work, the ﬂoorplans are represented by normalized polished expressions(NPE). Let’s take an example,
say a candidate ﬂoorplan represented by NPE, 1 2 V 3 H 4 5 H V,
where V and H are the operators and 1, 2, 3, 4, 5 are the operands representing the IP cores. V represents the
vertical placement of the cores and H represents the horizontal placement of the cores. There are three kinds of moves
suggested by Wong-Liu algorithm to perturb the NPE of candidate ﬂoorplan solution during Simulated Annealing.
1. Swap: Swap two adjacent blocks. (1,2 − > 2,1)
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2. Complement: Complement a chain of operators. (VHV − > HVH)
3. Swap Op: Swap a block with its adjacent operator. (2H − > H2)
Simulated Annealing is used as a search engine to ﬁnd the optimized ﬂoorplan. It is a probabilistic algorithm to ﬁnd
global minima of an optimization problem whose search space is very large. In pre-ﬂoorplaning stage, we considered
communication bandwidth as an important factor to design the ASNoC. In the core communication graph (CCG), the
pair of IP cores which have large bandwidth are grouped into a cluster. Such a clustering will reduce power dissipation
in NoC because the data has to pass through less switches. Clustering will also help to reduce latency of NoC. Once,
the set of clusters are obtained, we insert a switch(S) in each cluster as shown in Fig. 4. For each cluster, NPE is
generated and Simulated Annealing is used to optimize the area (Level-1). All the clusters are collected together in
the ﬂoorplan. Assuming each clusters as a black box, NPE is generated and SA (Level-2) is used to optimize the
area of the overall ﬂoorplan. After obtaining minimum area, we provide spaces between the IP cores in each cluster.
Network interface is attached to IP cores in such a way that the manhattan distance between the switch and NI is
minimum. Therefore, the two levels of Simulated Annealing results in the reduction of overall area of the ﬂoorplan
which in turn reduces the total link length required for connecting switches as well as network interface and switch.
The adjacent clusters in the ﬂoorplan are scattered depending on the dead space availability to further reduce area of
the entire ﬂoorplan. Fig.4 shows the design ﬂow and Algorithm 4.1 shows the pseudo code of proposed algorithm.
4. Methodology
4.1. Clustering and Floorplanning
The topology generation issue is considered to be NP hard16. The clustering of core communication graph based
on communication bandwidth is implemented to reduce the power dissipation. The set of partitions are obtained by
using a multilevel algorithm for partitioning graphs10. The CCG and the partitioning of a benchmark with 8 modules
as mentioned in Table I (PIP) is shown in Fig .2(a) and Fig. 2(b).
Simulated Annealing (SA) is very successful for solving many combinatorial optimization problems in physical
design automation. The philosophy behind this technique is to perform a targeted random search instead of exhaus-
tively searching the whole solution space. This is done by perturbing the initial solution to get a neighboring solution.
The neighboring solution is accepted if it improves the solution in the required context. Unlike a greedy search, a
worst neighboring solution is not always rejected in this technique. Instead, a worst neighboring solution is accepted
with some probability in the hope that this decision would lead to an optimum solution in the future. As shown in
the algorithm, we use Wong-Liu algorithm for optimal placement where ﬂoorplans are represented by normalized
polished expressions(NPE). Pseudo code of SA algorithm for Floorplanning is given in Algorithm 4.2.
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Fig. 2. PIP Benchmark a)CCG; b)Partition of PIP’s CCG
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Fig. 3. Placement of NI
Algorithm 4.1: Proposed Algorithm( )
N ← Total number of IP cores in CCG (G (V,E));
Use HMETIS22 to obtain the set of clusters(n) based on communication bandwidth
Place the IP cores and switch in the ﬂoorplan of each cluster
for i= 1 to n do
S i ← Initial ﬂoorplan of clusteri with switch(s) inserted;
SA algorithm (Level-1);
S total = combine all the n clusters to form the entire ﬂoorplan;
SA algorithm(S total) (Level-2);
Placement of NI;
if (No dead space)
then
{
Provide spacing (0.2 mm) between IP core in x (& y) direction;
else
{
Keep the cores in the same position;
Attach 4 Hypothetical NI to all the 4 sides of the IP cores;
(dotted lines in Fig 3 shows possible locations of NI in each side)
For each cluster;
For each IP core, calculate the Manhattan distance between switch and all possible positions
of NI;
Place the NI at the position at which the Manhattan distance is minimum
Check for dead space across the adjacent cluster
if (dead space)
then
{
Shift the IP cores across the cluster boundary so as to reduce the dead space;
else
{
Keep the clusters in the same location;
Measure the link length and area of the entire ﬂoorplan after the placement of NCs;
4.2. Placement of Network components
The actual size of the Network components are found to be very small in um2 21. To highlight in the ﬂoorplan
representation, we assume the size for switch and NI as 0.3*0.3 mm2 and 0.1*0.2 mm2 respectively. In CCG, the pair
of IP cores which has large bandwidth has to be grouped into a cluster. If not possible,it has to placed in the adjacent
cluster. Once, the set of partitions are obtained, we insert a switch in each cluster. For each cluster, NPE is generated
and Simulated Annealing is called to obtain a ﬂoorplan with minimum area (Level-1). After applying SA on each
cluster, we bring all the clusters together in the ﬂoorplan. Assuming each clusters as a black box as in Fig .5 (a),
we generate NPE and SA is called once again to obtain a ﬂoorplan with minimum area (Level-2). Fig .5 (b) shows
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the ﬂoorplan after Simulated Annealing with switch in PIP benchmark. The modules with similar color belong to a
cluster as shown in the example.
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Fig. 4. Proposed algorithm for communication centric ﬂoorplanning
Algorithm 4.2: SA Algorithm( )
S ← Initial ﬂoorplan; S best ← S ;
Get an initial temperature T > 0
while (T > 0)
do⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
for i= 1 to k do
S new = generateNeighbor(S );
(Perturb the ﬂoorplan to get a neighboring S new from S)
dA = Area(S new) − Area(S );
if (dA ≤ 0)(Good solution)
then
{
S best = S new;
else (Worse solution)
then
{
S best = S ;
T = r ∗ T ; reduce temperature
output (S best)
After obtaining minimum area, we check for dead space after each IP core in x and y directions in the ﬂoorplan. In
x direction, if there is dead space between the IP cores, then the cores remains in the same location. If not, we provide
a space, say 0.2 mm between IP cores. The same process is repeated along y direction. We could see that the area
is increased by a very small percentage. Network interface is attached to IP cores in such a way that the Manhattan
distance between the switch and NI is minimum ie NI must be closer to the switch. As shown in Fig .3, position
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Fig. 5. Floorplan of PIP benchmark a)Floorplan with black box; b) Floorplan with switches; c)Floorplan with switch and NI; d)Further reduction
in area
of NI can be any side of the IP core w.r.t the position of switch i e either left, right, bottom or top. In each cluster,
4 hypothetical NIs are attached on all sides of the core and the Manhattan distance between switch and all possible
locations of NI is calculated. The NI is placed at the location at which the Manhattan distance is minimum. Fig .5(c)
shows the ﬂoorplan after Simulated Annealing with Network components in PIP benchmark. The area of the ﬂoorplan
can be further reduced by moving the IP cores outside the boundary the cluster by checking the availability of dead
space in adjacent clusters. If there is no dead space available, then the clusters will be placed in the same location
itself. Fig .5(d) shows the ﬂoorplan after dead space reduction.
4.3. Communication cost
It plays a major role in the overall power consumption of NoC topologies. There is a trade oﬀ between area and
communication cost. Hop count is the number of switches a data packet hops to reach the destination core from the
source core. As the number of hops are more, the communication cost increases. Our work tries to bring the IP cores
close so that the hop count gets reduced for those pairs that communicate more thereby reducing the communication
cost. We use the formula for calculating the communication cost as used in11,14,
Communication cost =
∑
(No.of hops)*(Bandwidth)
where the summation is over all pairs of cores in the core communication graph.
Table 1. Power model of switch 21
Ports (in X out) 2 3 4 5 6 7 8
Bit energy (pJ/bit) 0.22 0.33 0.44 0.55 0.66 0.78 0.90
4.4. Power consumption of the NoC
The power consumption for any NoC is given as Pswitch + Plink, where Pswitch is the power consumed by switches
and Plink is the power consumed by link. Pswitch and Plink are calculated as below,
Plink =
∑
(Bit energy * link length between the pair of IP cores * W), and
Pswitch =
∑
(W * Bit energy( corresponding port of switch(s) between the pair of IP cores))
where W is the bandwidth requirement between the pair of IP cores7. According to the formula, the power of
switch and link depends on the communication bandwidth and link length between the pair of IP cores. If bandwidth
and link length are high, the power dissipation in ASNoC topology will be high. Pswitch also depends on the number of
switches (i.e the number of clusters) used in the topology. The power dissipation in the link is slightly more than that
of the switch. In our method, power dissipated by link is reduced by bringing the pair of IP cores close to each other
(with high communication bandwidth) so that the length can be reduced. The link length consists of two parts, link
between the switches and the link from core(NI) to switch. Orion 2.021 is a power simulator used to ﬁnd the leakage
and dynamic power, and also area models for various architectural components such as switch and network interface
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Table 2. Power model of link 21
Wire length(mm) 1 4 8 12 16
Bit energy (pJ/bit) 0.6 2.4 4.8 7.2 9.6
of NoCs, to enable the rapid performance-power trade-oﬀs at the system and architecture levels. Bit energy for link
and switch as given by a power simulator tool called Orion for 180 nm is given in Table 1 and Table 2.
Table 3. Dimensions of IP cores (mm*mm) 11
Applications IP cores Core dimensions (mm*mm)
PIP 8 2.5*1.5,1*1,1*2,1*2.5,1.5*1,1*2.5,2.5*1.5,1*1
MWD 12 2.5*1,2.5*2.5,3*2.5,2.5*1.5,1*2.5,1.5*1.5,2*1.5,2.5*2.5,2*1,2*1.5,1.5*2, 1.5*2.5
263 ENC MP3 12 2*1,3*1,3*2,1.5*2,1.5*3,1.5*3,2.5*2,2*2,2.5*2, 2*1.5,1.5*1.5,2*1
MP3 ENC MP3 13 1.5*2.5,1.5*2,1.5*2.5,1*2.5,1.5*2.5,1.5*2,1*3,2*2,2.5*2.5,2*1,1*2, 2*2, 2*1.5
263 DEC MP3 14 1.5*1.5, 1*1.5, 1.5*1, 2*2.5, 3*1.5, 2*1, 1.5*2,1*1.5,1.5*2, 2.5*1, 2.5*2, 2.5*3,
1.5*3, 2.5*1.5
VOPD 16 1*2.5,3*1,3*3,2*2.5,2*1,2.5*1,1.5*1,2*2.5,2*1.5,2*1.5, 2.5*3, 2*1.5, 1*1
2*1.5, 1*1, 2*1
AUTO INDUSTRY 24 2*2,1.5*1.5,1.5*2,1.5*2,1.5*1.5,1.5*2,1.5*1,1.5*1,1.5*2,2*1.5,2*1.5,1.5*2,
2.5*1.5,1.5*2, 1.5*1.5, 1.5*2,2*1.5,1.5*2,2.5*1.5,2*1.5,2*1.5,1*1.5,1.5*2,1.5*1.5
TELECOM 30 1.5*1,1.5*1.5,2*2,1*1.5,1.5*2,1.5*1.5,2.5*1.5,2*1.5,2*1.5,2.5*1.5,2*1.5,1.5*2,
2*1.5, 2*1.5,1.5*1.5,1*1.5,1.5*1,2*1,2*1,1.5*1.5,2*1.5,1*1.5,2*1.5,
1.5*1,2*2,2*1.5,1*2,1.5*1, 1.5*1.5,1.5*1.5
5. Experimental Results
The proposed algorithm was implemented in a high level language. SoC benchmarks available in the paper9 were
used to evaluate the eﬃciency of the proposed algorithm. The work in8 suggests that the core dimensions are taken
in the range of 1*1 mm2 to 3*3 mm2. The aspect ratio varies from 0.5 to 211. Table 3 shows the dimensions of
the benchmarks14. Prior to ﬂoor planning, the ‘Clustering’ of the core communication is implemented by hMETIS
software. hMETIS is a software used for partitioning the graph10. We provide the vertex and edge weight as the input
to the software and the output gives a ﬁle that shows which cores belong to which cluster. This helps in reducing the
number of switches and also for low power dissipation. Power consumption for each benchmark is as shown in Table
5 for 180nm technology. We ignore the power consumption in NI and IP cores.
The two levels of simulated annealing is applied during the placement of IP cores and during the placement of
Network Components. Table 4 shows the reduction of area by an average of 13.46% across 8 benchmarks . The two
levels of simulated annealing reduce the overall area of the ﬂoorplan. We have the comparison result of area and
communication cost given in Table 4 (comparing the results for w=0 where w is the weight factor used for optimizing
communication cost and area in Table 3 of14). The proper clustering of IP cores based on communication bandwidth
reduce the hop count and in turn reduce the communication cost by an average of 27.07% as shown in Table 4). The
graphical comparison between the area and power can be depicted from Fig 6. The link length between the pair of
IP cores is also reduced by the placement of IP cores in the same cluster or in the adjacent cluster. The number of
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Table 4. Comparison of Area and communication cost
Applications IP cores Partitions Area14mm2 Area mm2 CC14 CC
PIP 8 2 23.5 22.00 708.45 704
MWD 12 3 56.04 50.07 1383.04 1376
263 DEC MP3 14 3 59.54 54.02 33.92 23.52
VOPD 16 4 72.86 68.23 5481.31 4262
263 ENC MP3 12 3 55.66 50.99 286.69 230.249
MP3 ENC MP3 13 3 5*8.61 52.58 27.14 16.416
AUTO INDUSTRY 24 5 96.6 92.12 234.49 135
TELECOM 30 5 141.5 128.51 162.35 88
switches depends on the number of clusters used. As the link length and number of switches have reduced, so the
power dissipation of the ASNoC topology has reduced by 0.45 % for 4 benchmarks (7 has used diﬀerent dimensions
for IP cores). The ﬁnal ﬂoor plan obtained using our proposed algorithm for TELECOM and AUTO INDUSTRY
benchmarks (which were the biggest benchmarks available) is shown in Fig. 7









	


 







	

		
 	
Fig. 6. Comparison of Area and Communication Cost
Table 5. Power consumption comparison
Application IP cores Partitions Power7 mW Power mW
MWD 12 3 3.08 3.87
263 DEC MP3 14 3 3.92 4.1
263 ENC MP3 12 3 19.2 17.95
MP3 ENC MP3 13 3 4.4 4.53
6. Conclusion
In this paper,we have presented an eﬀective algorithm which integrates ﬂoor planning and communication archi-
tecture design for a system-on-Chip. In the ﬁrst step, the ﬂoorplan is partitioned into ‘clusters’ by grouping the IP
cores that have large communication bandwidth. Optimal location for IP cores is found by Simulated Annealing. The
second step in the proposed algorithm ﬁnds the proper choice of location to place the Network Components within
the ﬂoorplan. Simulated Annealing plays a major role in reducing the area of the entire ﬂoorplan. The proper place-
ment of the network components in the ﬂoorplan reduced the link length between the pair of IP cores which has large
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communication bandwidth. Experimental results on various benchmarks shows improved solution for area, power
and communication cost using our algorithm.
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Fig. 7. Generated topology result a) TELECOM Benchmark; b) AUTO INDUSTRY benchmarks
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